Quantcast
Channel: Processors
Browsing all 123537 articles
Browse latest View live

Forum Post: RE: C6678's I2C bus always busy

Hi Philly,That's great to hear. I was surprised that the MSP430 was able to program the memory when I saw that it was going through the TXB0108.  You can find examples of level shifting the I2C using...

View Article


Forum Post: RE: the i/o standard question of connecting fpga and TMS320C6678

Hi Corbin,You cannot connect the 3.3V FPGA IO directly to the C6678. The LVCMOS IO buffers in the C6678 are not 3.3V tolerant and will be damaged if driven by a 3.3V output buffer. A bidirectional...

View Article


Forum Post: RE: 8168 total performance

The issue is with your app wrongly setting encoder target bitrate. You have set 1 mbps targetbotrate for 1080P60 stream. It is expected to cause encoding artifacts. This has got nothing to do with...

View Article

Forum Post: RE: DM385 CSI-2

We also use IMX140 on DM385 by IPNC ver3.8.But don't work. We can't get the VID to produce the interrupt. Any customer sucessfully use IMX140 on DM385 by IPNC ver3.8?Please give us a hand. Frank

View Article

Forum Post: RE: DM8148: DOMX Virtual- Phy Error

I have just figured out the streching problem. It was due to cropping parameters that was set and I had to unset them.Thanks for your help

View Article


Forum Post: RE: C6678 core0 loads cores1-7 but IPC does not work

Hi,Looks like it's specifically related with IBL booting.  Is it possible you can verify all the code and data sections that are loaded are correct between "C" and other working scenarios?Xiaohui

View Article

Forum Post: RE: EMIF led glowing

Hi,Could you please clarify which C5000 device you are working with?

View Article

Forum Post: C6657 power on sequence clairification

I am using the I/O before core power on sequence in my design and have the following question.Document SPRS814 has a note in section 7.2.1.2 where TI reccomends a maximum of 100ms between one rail and...

View Article


Forum Post: Generating the MSI of PCIe

Hello,         Recently I have been studying the PCIE between two C6678 DSPs. I have configured one C6678 as RC and another C6678 as EP.         My program is based on the PCIe example project provided...

View Article


Forum Post: RE: Association LSU-Core in C6678

Hi Mark, To answer your question, you can use Core4 with LSU6  , that means that you have all the choice to use any Core from 0 to 7  with any LSU from 0 to 7. In fact, the LSU is a shared ressource...

View Article

Forum Post: RE: c6678 EVM MSM RAM test question

Comments inserted in blue.-ChadChad,I have another several tests the results are:test1,core0 testoptimization(-O3):L2 cache disable***********TEST START***********DDR write g_ll_overhead = 4021887DDR...

View Article

Forum Post: RE: EDMA3 code crashes my code

Hi Pubesh,Finally I got through!I was not setting intermediate chaining code to the same channel from where the tranfer is triggered in the PaRAM set. I did it and all started working fine. But no...

View Article

Forum Post: TMS320C6678 DSP Processor Support

Hi,Does TMS320C6678 DSP Processor have application specific processors like FFT Coprocessor, viterbi coprocessor, turbo coprocessors etc...Thanks&Regards,Gopal

View Article


Forum Post: AM3894 AVS SmartReflex

Hello,I am using AM3894 in my design and implemented AVS feature using GPIO feature. Instead of the implementation in Spectrum DM8168 EVM, I used a TI VID IC, LM10010 which also uses the same GPIO pins...

View Article

Forum Post: RE: Identify the core in c6678

Thanks.I've also discovered that it is enough to read the DNUM register.int nCore = (int)DNUM;

View Article


Forum Post: RE: How to change LTE Ingress/Egress Timing for Sync purpose

Hello Mohly,Are you using a TCI device?TCI66xx devices such as TCI6618 are supported directly through Local Field Applications Engineers (FAEs.)  These devices are not supported on the E2E forum....

View Article

Forum Post: Can the TMS320C6678 security accelerator be used to verify the...

Can the TMS320C6678 security accelerator be used to verify the integrity of data received on interfaces other than the SGMII interface?For example, lets assume an I2C device connected to the...

View Article


Forum Post: RE: C6455 sRIO operation when PORT_WRITE_PND is set

Hi kenshow,You can find more information about port writes in the Error Managment Spec (Part 8) of RapidIO. Taking a look at the following post should provide some insight as well. Specifically, it...

View Article

Forum Post: RE: Protecting code for a C5515

Program code can be red via JTAG. JTAG can be disabled during production testing, not by software. The encryption tool is controlled by the US Export Compliance. Customer please send the following...

View Article

Forum Post: RE: Makefile Compile for SYS/BIOS in Desktop-linux-sdk

It seems that using the "lite" version is incredibly limited, maybe another platform would be better?http://processors.wiki.ti.com/index.php/BIOS_MCSDK_2.0_User_Guide#Platform_Library_2

View Article
Browsing all 123537 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>