Quantcast
Channel: Processors
Browsing all 123477 articles
Browse latest View live

Forum Post: RE: DVO2 color bar on DM385

Hi sunnyT:below posted my DOV2 reg setting info, I hope helpful for you.echo 0 > /sys/devices/platform/vpss/display1/enabledecho 27000,720/18/119/1,240/20/1/1,0 >...

View Article


Forum Post: RE: How to verify the cache locked data?

[quote user="Joey Lin"]I searched the spec, but I don't see where it has indicated how toread locked data.  My guess is that once I put data in cache, I just have to access the array address, and CPU...

View Article


Forum Post: RE: Problem with saving yuv frames to file from NULLSrcLink(rdk3.0)

Undo your last change .It is not correct and will result in dei not outputing anything.There was a bug fixed in dvrrdk long time ago in ipcFramesIn link.Pls check if you have the bug fix in your...

View Article

Forum Post: RE: Jpeg Quality

I dont think it will resolve the pixel range issue but there is known quality issue due to lack of support for targteBitrate and rcAlgo in the encoder version you are using.I will check with encoder...

View Article

Forum Post: RE: RDK & v4l2

Hi Badri,Thanks very much for the information!!I am trying to understand if I can use v4l2 for basic board testing, or is it better to use the DVRRDK package.Do you know what are the limitations of...

View Article


Forum Post: TI6678 SRIO Direct I/O

Hi.I have two TI6678EVM connected using SRIO channel. (one for SENDER, the other for RECEIVER)You know, TI6678 have LSUx_Reg0 to LSUx_Reg6 registers and SENDER can write data to RECEIVER's memory area...

View Article

Forum Post: DM3730 Spurious resuming from suspend

Hello!We're using an DM3730 in our device, and I'm trying to get low power OFF mode.I cofigured PRM_VOLTCTRL register for toggling SYS_OFFMODE when all power domains in off mode (PRM_VOLTCTRL = 0xC) ,...

View Article

Forum Post: RE: Question about McFW link in/out frame format in dvrrdk4.0!!

hi Badri     thanks for your replay.   where should i configure to diplay the YUV420SP dataformate using off-chip HDMI interface??   As you said that what I have seen  in ccs is field interleaved...

View Article


Forum Post: RE: 6678 SRIO board level debug

Hi Jeff,The PRESCALAR_SRV_CLK default value is 0x1F(31) for an ip_clk frequency of 312.5 MHz.Please refer "Table 3-7 Frequency Range versus MPY Value" in SRIO user guide(SPRUGW1B).Thanks,

View Article


Forum Post: RE: sata + dsp + arm

Hi Cesar,I want know how to test the speed when read or write between the DSP and the Sata disk?I can spin up the disk using the sample code now.If you have the code to test the speed?Thanks!

View Article

Forum Post: RE: problem with heap in ddr3

Hi Nivaldo,Please provide the packages used and its version like SYS-BIOS etc.Also refer below threads which may help...

View Article

Forum Post: RE: Data lost in SCDLink!

Hi Badri:    Thanks very much for your help!   I had not resolved it yet.   In my project, I only save frame to file on A8, so it will take same time to write file. So  I think that it is marvellous...

View Article

Forum Post: RE: Bad fragmented UDP message transmission

Steve,Our first use case is basic: ethernet communication with one distant device present at start-up and not removed.However, we intend, in the future, to use the C6678 in a product that must be able...

View Article


Forum Post: RE: Alsa open device

I set  the snd_pcm_writei() buffersize is not fixed.  And frequently stop and start AIC.

View Article

Forum Post: RE: Problem with saving yuv frames to file from NULLSrcLink(rdk3.0)

The code should be        pObj->prd.numPendingCmd++; //First increment and then send cmd.        status = OSA_tskSendMsg(pTsk, NULL, SYSTEM_CMD_NEW_DATA, NULL, 0);

View Article


Forum Post: RE: DM8148 PCIe Gen2 again

Stephan,Yes, the DM814x PCIe supports Gen2 in RC and EP mode.http://processors.wiki.ti.com/index.php/DM81xx_AM38xx_PCI_Express_Root_Complex_Driver_User_GuideListed below are the various features...

View Article

Forum Post: RE: PCIe enumeration and inbound address translation problems

Hi Ganapathi,    Thank you for your reply!    First I should apologize for mixing the two problems together, and it's a little crude for me to push the second problem (ATU) here without enough test and...

View Article


Forum Post: TMS320C5505 can't be debugged with voltage 1.05V

HiThis is the user from GE Healthcare. I am debugging TMS320C5505. When the core voltage is 1.4V, it can work properly. But when the voltage was changed to 1.05V. The program can be loaded into the...

View Article

Forum Post: RE: How to receive ARP requests with NetCp

Hi Frank,Looks like you are able to receive ARP packets, I am also trying to receive ARP packets, but PA is not filtering the packets based on MAC address even though I have called Add_MacAddress()...

View Article

Forum Post: RE: Unstable PCIe read on AM3874

PCIE_UNCERR (0x51001104) registered 0x4000, meaning Completion Timeout Status

View Article
Browsing all 123477 articles
Browse latest View live


<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>