Quantcast
Channel: Processors
Viewing all articles
Browse latest Browse all 124642

Forum Post: RE: DDR3 SW Leveling

$
0
0

Hi

The UBOOT code is correct and this is because - Data macros are connected to byte lanes in the reverse order by design..meaning Data macro 0 controls bytelane 3 and datamacro3 controls bytelane0 and so on

 

Regards

Sriram


Viewing all articles
Browse latest Browse all 124642

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>