Forum Post: RE: omapl138 large latency when dma reads uart rx

Hi!

1) The UART FIFO reports reception of data upon completion of a programmable number of chars (register IIR/FCR). What is your byte number threshold? Try to lower the threshold.

2) How do you measure the latency?

Best regards