Hello J-breeze,
This register bit in the USB Control register allows for fast responding to the clock stop request. If this bit is enabled, this module will return a clock stop ack in the next clock cycle and not wait for current DMAs to finish.
The system will need to be tolerant of a possible loss of the DMA request if this occurs.
Hope the above information helps.
Regards
Vasanth