Hi Daiske,
Yes, the registers use the reset values and operate the EMIF interface at the slowest possible rate. See the following post.
http://e2e.ti.com/support/dsp/c6000_multi-core_dsps/f/639/t/289314.aspx
Regards, Bill
↧
Channel:
Processors
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Processors
- Channel Number: 15685175
- Language: English
- Registered On: June 16, 2013, 8:25 pm
- Number of Articles: 123958
- Latest Snapshot: May 13, 2025, 10:52 pm
- RSS URL: http://e2e.ti.com/support/dsp/rss.aspx
- Publisher: https://e2e.ti.com/support/processors-group/processors/
- Description: blank
- Catalog: //processors207.rssing.com/catalog.php?indx=15685175
© 2025 //www.rssing.com