Quantcast
Channel: Processors
Viewing all articles
Browse latest Browse all 124662

Forum Post: Question about VPIF of DM6467

$
0
0

Hi,

I have a sync issue that VBI line is shown on a monitor sometimes and I doubt the capture side because we’ve seen abnormal number of hsync in camera sometimes. But currently, there is no error checking routine.

 

From the DM646x vpif user-guide, I found interrupt events.

2.8 Interrupt Support

2.8.1 Interrupt Events and Requests

The VPIF sends interrupt events (Table 5) to the ARM and/or the DSP. The VP_ERRINT interrupt is generated for the following reasons:

• For channels 0 or 1:   

– Internal buffer overflow

– Length of eav2sav or sav2eav is not the same as the configured value

– Bit error detected on 4th field of TRC

• For channels 2 or 3:   

– Internal buffer overflow

 

Regarding it,

1.how can I enable the VP_ERRINT interrupt? I’m using kernel 2.6.10. Is there any API for it? Otherwise, should we modify U-boot or Kernel(through IOCTL?)?

2.When the VP_ERRINT is generated, how do we reset the VPIF?

Out application s/w has a function which resets the VPIF in the case of ‘video loss’ condition. Among the below 2 cases, which will be better method?

  -The interrupt handler of kernel resets the VPIF.

  -Application s/w monitors the interrupt  and resets the VPIF.

3. I want to check if the interrupt is generated really.

in the case of NTSC BT656, let’s support the normal height is 525. Then if we configure it at 530 on the register of  DM6467,  does the VP_ERRINT happen?

                < system env>

                DM6467

                DVSDK  1.40.2.33

                Kernel   2.6.10

 

Thanks,

Devin


Viewing all articles
Browse latest Browse all 124662

Trending Articles



<script src="https://jsc.adskeeper.com/r/s/rssing.com.1596347.js" async> </script>