Part Number: AM5728 Hello, expert Our company used AM5728 processor. After 384 days of operation, all products crashed. The kernel version used was Linux4.9.69. Our technical staff hold xds200 simulators in front of the site access to crash the board, found that CP15 C14 Generic CNTPCT registers of the Timer has a value of 0 x0000bb8000000000, Generic Timer frequency of 6.14 M, conversion all day is 384 days, Why does the value of the CNTPCT register no longer grow? thank you. Hanc
↧
Forum Post: AM5728: Quesstion about AM5728 Generic Timer
↧
Forum Post: RE: TDA4VE-Q1: About image conversion in vision_apps/kernels/img_proc/c66
Please expect a 1-2 business day delay in a response as our experts are out on holiday. Thank you.
↧
↧
Forum Post: RE: TDA4AL-Q1: Restoring the register CSL_MCU_CTRL_MMR_CFG0_MCU_TIMER0_CLKSEL fail
Hello, it is a regional holiday in our India office, so there will be a delay in response by 1-2 days. Thanks for understanding.
↧
Forum Post: RE: AM69A: Sensor integration via csi in evaluation board
Hi Marlene, Please see the Multimedia guide: https://software-dl.ti.com/jacinto7/esd/processor-sdk-linux-am69a/09_02_00/exports/docs/linux/Foundational_Components_Multimedia_wave5.html#configuration-of-cma-size We do not have a 12MP validated and included in our list of supported sensors . VISS has a limitation is 4096 pixels / line so this should be fine. Hardware capabilities are outlined here: https://software-dl.ti.com/jacinto7/esd/processor-sdk-linux-am69a/09_02_00/exports/docs/linux/Foundational_Components_Multimedia_wave5.html Thank you, Fabiana
↧
Forum Post: RE: AM62A7: Questions about nor or nand flash based on AM62A series
Hello Adam, - There are discussions ongoing to include NAND FLS driver support in MCAL for AM62A, but the timelines are currently around 1H of next year. - NOR flash boot is not supported in AM62A SBL, only NAND boot is supported - https://software-dl.ti.com/mcu-plus-sdk/esd/AM62AX/latest/exports/docs/api_guide_am62ax/EXAMPLES_DRIVERS_SBL_OSPI_NAND_LINUX_MULTISTAGE.html Regards, Krithika
↧
↧
Forum Post: RE: PROCESSOR-SDK-AM64X: PROCESSOR-SDK-AM64X
Hello Parag, Thanks for reaching out to Texas Instruments E2E support forum. From the above error logs it seems that the SBL code itself is failing without switching to the application. Can you please confirm, have you modified the SBL example/binary? Can you please also share the details which sbl_cfg file is used for flashing? Regards, Tushar
↧
Forum Post: RE: PROCESSOR-SDK-AM64X: question about Modifying resource allocation
Hello, Thanks for reaching out to Texas Instruments E2E support forum. Can you please confirm, Do you have Sysconfig v1.18 installed at C:\ti ? Please check the sysconfig tool is installed at exact path C:\ti\sysconfig_1.18.0 . Regards, Tushar
↧
Forum Post: RE: TDA4VM: Custom model compilation using edgeai tidl tools
Hello Manu Mathew Can you please elaborate the changes you have made in yolov8 for my reference? Thank you
↧
Forum Post: RE: AM67: Power estimation spreadsheet
Hello Stephen, We will check and get back to you when the power estimation tool/spreadsheet for the AM67 is online. Thanks.
↧
↧
Forum Post: RE: PROCESSOR-SDK-AM335X: Warning build DTB
Hi Xavier, I believe the reason of the warnings is that kernel has updated with new device tree binding rules, but the AM335x device tree files have not updated to comply with the new rules. I don't think the warnings have any functional impact.
↧
Forum Post: RE: TDA4VM: Custom model compilation using edgeai tidl tools
Hello Manu mathew One last doubt in my custom yolov8 model I had 3maxpool layers with kernal shape 5. So I replaced it with 3 maxpool layers with kernal shape 3. But in your example I could see 6 maxpool layers with 3 kernal shape. Can you please assist me regarding this. Also kindly look out my custom model zip I attached in this thread up thank you
↧
Forum Post: RE: AM625: TRNG 64bits generation
Hello Koichiro, Please find more details on TRNG in K3 Crypto TRM : software-dl.ti.com/.../SPRUIL3B.pdf "Table 5-199. TRNG_CONFIG Register Field Descriptions" explains "SAMPLE_CYCLES" bit field. Also, "2.10.4 TRNG Clock Configuration for First Random Value Generation" Regards, Krithika
↧
Forum Post: RE: PROCESSOR-SDK-J721E: J721E run v4l2
Hi Zhiyong, It is strange that the build is failing at symbolic link creation. Symbolic link creation should be running a command that looks like: ln -fsn /media/a0488417local/Storage/Main_Storage/PSDK_LINUX/ti-processor-sdk-linux-adas-j721e-evm-09_01_00_06/board-support/ti-u-boot-2023.04+gitAUTOINC+71b8c840ca-g71b8c840ca source To troubleshoot, I advise you run the following command to check exact filepath and the command that is failing: make -n u-boot It may be that some of the folders within the downloaded U-Boot source has the wrong permissions that were set while installing the SDK. Perhaps the SDK was installed using sudo? I would advise checking permission and owner of the folder "ti-processor-sdk-linux-adas-j721e-evm-09_01_00_06/board-support/ti-u-boot-2023.04+gitAUTOINC+71b8c840ca-g71b8c840ca/build/a72", and/or reinstalling the SDK without sudo just in case. Regards, Takuma
↧
↧
Forum Post: RE: SK-AM64B: Query on M4 access to General Connectivity
Amey As per figure 12-182 of the AM64 TRM , there are no interrupts being routed from the MCSPI0:4 in the general connectivity domain to the M4F. See figure below, the interrupts are interrupt only to the R5Fs, PRU & A53. Can you please highlight why do you need to access the instances in the general connectivity domain? Are the 2 instances in the isolated connectivity domain not sufficient? Regards Karan
↧
Forum Post: RE: SK-AM68: SK-AM68: Building Qt Applications
Hello Brice, Please note that the WIC image provided is based on Kirkstone Yocto, and the configuration used to build the task-default-image may have all the tools and header needed for Qt development. See the release note for versions. https://software-dl.ti.com/jacinto7/esd/processor-sdk-linux-am68/09_02_00_04/exports/docs/devices/J7_Family/linux/Release_Specific_Release_Notes.html#build-information You must re-configure the Yocto to include all the needed headers and tools. See https://software-dl.ti.com/jacinto7/esd/processor-sdk-linux-am68/09_02_00_04/exports/docs/linux/Overview_Building_the_SDK.html#building-the-sdk-with-yocto for details. Thanks.
↧
Forum Post: RE: PROCESSOR-SDK-AM68A: J721S2 PCIe Host Packet Descriptor
Hi Takuma, any comments from the SDK team? Best Regards, d.
↧
Forum Post: RE: PROCESSOR-SDK-AM68A: J721S2 PCIe Host Packet Descriptor
Hi D., We will be looking into this for future SDK releases. Regards, Takuma
↧
↧
Forum Post: RE: PROCESSOR-SDK-AM68A: J721S2 PCIe Host Packet Descriptor
Hi Takuma, thank you for the feedback. So we will start to improve the implementation to support higher bandwidth. Any suggestion from you or the SDK team on this matter, it would be appreciated. Best Regards, d.
↧
Forum Post: RE: RE: AM625: PRU - UART TX/RX error
Hello Rafael, How to set pinmux settings? The Pinmux settings are usually protected by kick registers, so you can either 1) set the pinmux settings in the Linux devicetree file (you can use this for your current PRU application, and you would definitely need to use this if you pivoted to using a Linux driver to control the UART instead) 2) Use the PRU core to write the pinmux settings, but the PRU code also has to manager the kick registers. I do not have an example of 2) on the AM62x with C code, but I do have an example on a different processor (AM24x) in assembly. The same basic concept would apply: https://git.ti.com/cgit/pru-software-support-package/pru-software-support-package/tree/examples/am243x/PRU_FastGpio_PRG0/pru0_main.asm ;************************************* padconfig ************************************* ; unlock PADMMR config register ; partition 0 ldi32 r2, 0x000f1008 ; LOCK0 KICK0 register ldi32 r3, 0x000f100c ; LOCK0 KICK1 register ldi32 r4, 0x68EF3490 ; Kick 0 ldi32 r5, 0xD172BC5A ; kick 1 etc How to double-check pinmux settings? I suggest using the SysConfig pinmux tool to double-check your pinmux settings. It can also be used to generate the pinmux settings to copy-paste into your Linux devicetree: https://www.ti.com/tool/SYSCONFIG Like this: If needed, I can also provide you with the default pinmux settings that are assumed with a specific EVM board. We're still working on publishing those files to the EVM pages, so I'd need to attach it to the e2e thread if it is required for you. Regards, Nick
↧
Forum Post: RE: TDA4VM: iopkt report error on A72
Hi Yao, With the release of 9.1, the remote_device API was removed from the devnp io-pkt driver and this issue is therefore mitigated. Is a migration to PSDK QNX 9.1 possible? -Michael N
↧