I have the same problem. The DQS strobes are NOT centered in the data bit window which is causing a marginal hold time condition. Our system is working with DDR3-1333 but with little timing margin. I was told that this is NOT programmable in the DSP and that I must have a layout problem. I do NOT have a layout problem and I have not been given an adequate explanation as to why the device operates this way.
↧