It seems that TI gives conflicting information between the TRM and the Datasheet (sprs685d). The TRM on pages 2227 -2228 says that the memory configurations in the table are valid per chip select. Could someone at TI please verify?
↧
Channel:
Processors
X
Are you the publisher?
Claim or
contact us
about this channel.
X
0
Channel Details:
- Title: Processors
- Channel Number: 15685175
- Language: English
- Registered On: June 16, 2013, 8:25 pm
- Number of Articles: 124457
- Latest Snapshot: June 6, 2025, 10:38 pm
- RSS URL: http://e2e.ti.com/support/dsp/rss.aspx
- Publisher: https://e2e.ti.com/support/processors-group/processors/
- Description: blank
- Catalog: //processors207.rssing.com/catalog.php?indx=15685175
© 2025 //www.rssing.com